

April 26, 2021



UNIVERSITÄTS-
RECHENZENTRUM



UNIVERSITÄT
HEIDELBERG
ZUKUNFT
SEIT 1386

SYCL 2020 in hipSYCL

DPC++ features on AMD GPUs, NVIDIA GPUs and CPUs

Aksel Alpay

Heidelberg University


Introduction to hipSYCL




hipSYCL

A generic, multi-backend SYCL implementation with emphasis on aggregating existing toolchains.

- ▶ Source-compatible with vendor-specific programming models
- ▶ Unique extensions, e.g. full buffer-USM interoperability




hipSYCL: Multiple toolchains in one.



- ▶ `syclcc -O3 --hipsycl-targets="omp;cuda:sm_70;hip:gfx906" test.cpp`
- ▶ CMake integration available: `find_package(hipSYCL)`, `add_sycl_to_target()`

hipSYCL runtime architecture



SYCL 2020: Simple things are simple now



```
1 using namespace access;
2 queue q;
3 {
4   buffer<int> a{input_a, size}
5   buffer<int> b{input_b, size};
6   buffer<int> c{output, size};
7   q.submit([&](handler& cgh){
8     auto aa=a.get_access<mode::read>();
9     auto ab=b.get_access<mode::read>();
10    auto ac=c.get_access<mode::write>();
11    cgh.parallel_for<class name>(size
12      , [=](sycl::idx<1> i){
13      ac[i] = aa[i] + ab[i];
14    });
15  });
16 }
```

```
1 queue q;
2 int* a=malloc_shared<int>(size);
3 int* b=malloc_shared<int>(size);
4 int* c=malloc_shared<int>(size);
5 //TODO: Fill input a,b
6 q.parallel_for(size, [=](id<1> i){
7   c[i] = a[i] + b[i];
8 }).wait();
```

SYCL 2020 in hipSYCL



Accessor simplifications	✓ (partial) (PR)
USM: Memory management functions	✓ (PR)
USM: Queue shortcuts	✓ (PR)
USM: Prefetch	✓ (PR)
USM: mem_advise	✗
USM: memcpy	✓ (PR)
USM: memset/fill	✓ (PR)
host tasks	✗
Optional lambda naming	✓ (PR)
Subgroups	✓ (PR)
In-order queues	✓ (PR)
Explicit dependencies (depends_on())	✓ (PR)
Backend interop API	✓ (PR)
Reductions	✓ (PR)
Group algorithms	✓ (PR)
New device selector API	✗
Aspect API	✗
Deduction guides	✓ (PR)
atomic_ref	✗
marray	✗
New <code>Sycl/sycl.hpp</code> header	✓ (PR)
C++17 by default	✓ (PR)

Builtin changes: <code>ctz()</code> , <code>clz()</code>	✗
Remove <code>*_class</code> types	✗
<code>const</code> return type for read accessor <code>operator[]</code>	✗
Remove buffer API for <code>unique_ptr</code>	✗
Replace <code>program</code> class with <code>module</code>	✗
Add <code>kernel_handler</code>	✗
explicit <code>queue</code> , <code>context</code> constructors	✓ (PR)
Only require C++ trivially copyable for shared data	✓
Update group class with new types/member functions	✗
Remove <code>nd_item::barrier()</code>	✗
Replace <code>mem_fence</code> with <code>atomic_fence</code>	✗
Add <code>vec::operator[]_unary +, -, static constexpr get_size()/get_count()</code>	✓ (PR)
<code>buffer</code> , local accessor are C++ <code>ContiguousContainer</code>	✗
Replace <code>image</code> with <code>sampled_image</code> , <code>unsampled_image</code>	✗
All accessors are placeholders	✓ (PR)
Use single exception type derived from <code>std::exception</code>	✗
Default asynchronous handler should terminate program	✓ (PR)

Kernel invocation APIs take <code>const</code> reference to kernels, kernels must be immutable	✗
Queue constructor accepting both <code>device</code> and <code>context</code>	✗
Simplified <code>parallel_for</code> API	✗
Clarified names for device specific info queries	✗
Address space changes, generic address spaces	✗
Updated <code>multi_ptr</code> interface	✗
Remove OpenCL types, <code>cl_int</code> etc	✓

Key DPC++/SYCL 2020 features implemented



Our work as oneAPI Center of Excellence:

- ▶ Unified Shared Memory (USM)
- ▶ Optional Lambda Naming
- ▶ Subgroups
- ▶ Parallel algorithms for groups and subgroups
- ▶ Parallel reductions
- ▶ Queue shortcuts
- ▶ Explicit task graphs
- ▶ ...

hipSYCL support increases adoption and portability of SYCL 2020 features (e.g. AMD GPUs)

Frontier, El Capitan, LUMI




UNIVERSITÄTS-
RECHENZENTRUM




UNIVERSITÄT
HEIDELBERG
ZUKUNFT
SEIT 1386

Bring SYCL 2020 to upcoming supercomputers based on AMD GPUs



From DPC++ extensions to SYCL 2020



- ▶ SYCL 2020 interfaces in current implementations and client code may vary
- ▶ hipSYCL interfaces started with SYCL 2020 provisional, now moving towards SYCL 2020 final

Unified Shared Memory in hipSYCL



- ▶ Device-accessible host memory
- ▶ Explicit USM
- ▶ Shared allocations (on-demand migration)
- ▶ Performance hints (prefetch/memadvise)

```
1  sycl::queue q;  
2  int* ptr =  
3  sycl::malloc_shared<int>(size, q)  
4  q.parallel_for(size,  
5  [=](sycl::id<1> idx){  
6  const int i = idx.get(0);  
7  ptr[i] = i;  
8  });
```

CUDA

```
cudaMallocHost  
cudaMalloc  
cudaMallocManaged  
cudaMemPrefetchAsync  
cudaMemAdvise
```

HIP

```
hipHostMalloc  
hipMalloc  
hipMallocManaged  
hipMemPrefetchAsync  
hipMemAdvise
```



CPU

(regular host allocations)

hipSYCL USM performance



Parallel research kernels benchmarks¹



ROCm does not yet fully support allocations with on-demand page migration.

¹<https://github.com/ParRes/Kernels>

Subgroups

- ▶ Expose hardware below work group granularity
- ▶ SIMD units
- ▶ Useful for optimization

```
1  sycl::nd_item<1> idx = ...;  
2  auto sgrp = idx.get_sub_group();
```

CUDA

Mapped to CUDA warps

HIP

Mapped to AMD wavefronts

CPU

Individual subgroup for each work item

- ▶ Difficult for library-only CPU backends
- ▶ Vectorization controlled by OpenMP compiler

Group algorithms in hipSYCL



- ▶ `any_of`, `none_of`, `all_of`
- ▶ Reductions, scans
- ▶ broadcast, barrier
- ▶ At work group and subgroup level
- ▶ Collective and Iterator-based variants

```
1 int myval = ...;  
2 int sum=sycl::reduce_over_group(  
3   group, myval, sycl::plus<int>{})
```

CUDA

- ▶ Subgroup intrinsics, warp shuffles
- ▶ Optimized local memory usage



HIP

- ▶ Subgroup intrinsics, warp shuffles
- ▶ Optimized local memory usage

CPU

- ▶ Sequential with OpenMP vectorization
- ▶ Bound by synchronization

Group reduce and scan on AMD Radeon VII



- ▶ Competitive performance compared to rocPRIM
- ▶ We are handicapped: Group size not known at compile time

Parallel reductions



- ▶ Variadic scalar reductions
- ▶ basic, `nd_range`, hierarchical and scoped parallelism supported
- ▶ No multi-dimensional reductions yet
- ▶ Huge optimization space!

```
1 q.parallel_for(range{size},
2   reduction(output,
3               sycl::plus<int>{}),
4   [=](sycl::id<1> idx,
5       auto& reducer){
6     int myvalue = ...;
7     reducer += myvalue;
8   });
```

CUDA

- ▶ Work group reductions
- ▶ Multiple kernel launches


HIP

- ▶ Work group reductions
- ▶ Multiple kernel launches


CPU

- ▶ Per-thread reductions to cache-line aligned private storage
- ▶ Cross-thread final reduction

Reduction performance



Reducing 10^9 ints on Intel Xeon Gold 6130



- ▶ hipSYCL reduction performance can compete with vendor-optimized libraries
- ▶ SYCL model is very flexible and allows for more user control – and user error!
- ▶ **For pure reductions, we still need optimized SYCL libraries!**

The language is only half the way for oneAPI portability! We need the libraries.

- ▶ oneMKL: hipSYCL (and rocBLAS) support currently WIP
- ▶ oneDPL: Most unit tests already run with hipSYCL²

```
adjacent_difference.pass: ok      subtract_with_carry_std_template_test.pass: ok  header_inclusion_order_memory_0.pass: ok      version.pass: ok
asynch.pass: ok                  swap_ranges.pass: ok                          header_inclusion_order_memory_1.pass: ok      xpu_accumulate.pass: ok
binary_search.pass: ok           transform2_ranges_sycl.pass: ok                 header_inclusion_order_numeric_0.pass: ok     xpu_accumulate_op.pass: ok
copy_move.pass: ok               transform_binary.pass: ok                       header_inclusion_order_numeric_1.pass: ok     xpu_inner_product.pass: ok
count.pass: ok                   transform_iterator.pass: ok                     inplace_merge.pass: ok                      permutation_iterator.pass: ok
discard_block_std_template_test.pass: ok  transform_ranges_sycl.pass: ok                  interface_check.pass: ok                    ranlux_24_48_base_test.pass: ok
dpl_namespace.pass: ok          transform_reduce.pass: ok                       ls_partitioned.pass: ok                     ranlux_24_48_test.pass: ok
exclusive_scan_by_segment.pass: ok  transform_reduce_ranges_sycl.pass: ok           iterators.pass: ok                           reduce.pass: ok
fill.pass: ok                    transform_scan.pass: ok                         lexicographical_compare.pass: ok            reduce_ranges_sycl.pass: ok
for_each.pass: ok                transform_unary.pass: ok                        linear_congruential_std_template_test.pass: ok  replace.pass: ok
for_each_ranges_sycl.pass: ok     type_requirements.pass: ok                      lower_bound.pass: ok                         replace_copy.pass: ok
for_loop.pass: ok                uniform_int_distribution_test.pass: ok           merge.pass: ok                               reverse.pass: ok
for_loop_induction.pass: ok       uninitialized_construct.pass: ok                 merge_ranges_sycl.pass: ok                  reverse_copy.pass: ok
for_loop_reduction.pass: ok       uninitialized_copy_move.pass: ok                 minmax_element.pass: ok                     rotate.pass: ok
generate.pass: ok                 uninitialized_fill_destroy.pass: ok               minmax_ranges_sycl.pass: ok                 rotate_copy.pass: ok
header_inclusion_order_algorithm_0.pass: ok  upper_bound.pass: ok                            minstd_rand_0_test.pass: ok                 nth_element.pass: ok
header_inclusion_order_algorithm_1.pass: ok  version.pass: ok                                normal_distribution_test.pass: ok            partial_sort.pass: ok
header_inclusion_order_memory_0.pass: ok
```

²<https://github.com/hipSYCL/oneDPL>

Case study: oneDPL



What was necessary to port oneDPL to hipSYCL?

- ▶ Build system
 - ▶ SYCL compiler detection/macros
 - ▶ pre-SYCL 2020 final APIs:
 - ▶ ONEAPI namespace for reductions/group algorithms
 - ▶ `noinit` vs `no_init` property
 - ▶ DPC++ implementation details
 - ▶ `mode_tag_t`
 - ▶ Optimize work group size selection for hipSYCL
- ▶ **No functional changes**
 - ▶ **Single file with some compatibility aliases**

hipSYCL

- ▶ Rapidly moving towards SYCL 2020
- ▶ Key features supported - high performance implementations for all backends.

It is possible to write standard SYCL 2020/DPC++ code, be portable without sacrificing performance w.r.t vendor-optimized libraries!

- ▶ Make SYCL 2020 ubiquitous - let DPC++/SYCL 2020 code run on AMD GPUs, NVIDIA GPUs, any CPU
- ▶ Ongoing work: oneMKL, oneDPL, other SYCL 2020 features, more optimizations...
- ▶ Open source: <https://github.com/illuhad/hipSYCL>
- ▶ Get in touch: aksel.alpay@uni-heidelberg.de